# Long-Term Reliability of High Speed SiGe/Si Heterojunction Bipolar Transistors

NASA-GRC Grant No. NAG3-2530

NASA Technical Officer Dr. George E. Ponchak

Electron Device Technology Branch Mail Stop 54-5 NASA-Glenn Research Center 21000 Brookpark Road Cleveland, Ohio 44135-3191

# Principal Investigator Professor Pallab Bhattacharya

Department of Electrical Engineering and Computer Science University of Michigan Ann Arbor, MI 48109-2122

> Phone: (734) 763-6678 FAX: (734) 763-9324

Email: pkb@eecs.umich.edu

## Long-Term Reliability of High Speed SiGe/Si Heterojunction Bipolar Transistors

## Principal Investigator Professor Pallab Bhattacharya

Department of Electrical Engineering and Computer Science University of Michigan Ann Arbor, MI 48109-2122

#### **Abstract**

Accelerated lifetime tests were performed on double-mesa structure Si/Si<sub>0.7</sub>Ge<sub>0.3</sub>/Si npn heterojunction bipolar transistors, grown by molecular beam epitaxy, in the temperature range of 175°C-275°C. Both single- and multiple finger transistors were tested. The single-finger transistors (with 5x20 µm<sup>2</sup> emitter area) have DC current gains ~ 40-50 and  $f_T$  and  $f_{max}$  of up to 22 GHz and 25 GHz, respectively. The multiple finger transistors (1.4 µm finger width, 9 emitter fingers with total emitter area of 403 μm<sup>2</sup>) have similar DC current gain but f<sub>T</sub> of 50 GHz. It is found that a gradual degradation in these devices is caused by the recombination enhanced impurity diffusion (REID) of boron atoms from the p-type base region and the associated formation of parasitic energy barriers to electron transport from the emitter to collector layers. This REID has been quantitatively modeled and explained, to the first order of approximation, and the agreement with the measured data is good. The mean time to failure (MTTF) of the devices at room temperature is estimated from the extrapolation of the Arrhenius plots of device lifetime versus reciprocal temperature. The results of the reliability tests offer valuable feedback for SiGe heterostructure design in order to improve the long-term reliability of the devices and circuits made with them. Hot electron induced degradation of the base-emitter junction was also observed during the accelerated lifetime testing. In order to improve the HBT reliability endangered by the hot electrons, deuterium sintered techniques have been proposed. The preliminary results from this study show that a deuterium-sintered HBT is, indeed, more resistant to hot-electron induced base-emitter junction degradation. SiGe/Si based amplifier circuits were also subjected to lifetime testing and we extrapolate MTTF  $\sim 1.1\_10^6$  hours at 125 iC junction temperature from the circuit lifetime data.

#### 1. INTRODUCTION

The rapid progress of Si/SiGe heterojunction bipolar transistor (HBT) technology has made Si-based devices very attractive for microwave applications. Among the existing SiGe technologies, Si/SiGe/Si HBTs have been most widely studied [1]-[5] owing to the advantage in material characteristics, such as the near-zero conduction band offset between Si and strained SiGe layers, which is preferred for npn HBT applications. The use of a smaller bandgap SiGe alloy in the base of the HBT increases the efficiency of minority carrier injection. This results in an increase of collector current and current gain even though the base doping is high. The high base doping yields a smaller base resistance, which in turn leads to high maximum oscillation frequency  $f_{max}$ , high Early voltage and low noise figure. However, the p-n junctions in a HBT must be well defined and coincident with the heterojunctions. Base dopant outdiffusion during epitaxy and/or during device processing and operation shifts the location of p-n junctions, usually resulting in the formation of parasitic energy barriers near the base-emitter and ba secollector junctions, which can significantly reduce the current gain and cutoff frequency [6], [7].

Device performance is a function of time in general, since the device performance parameters are liable to change, gradually or abruptly, as the operation time accumulates. Therefore, excellent performance observed during the initial measurement on a device does not necessarily guarantee long-term reliability. For the Si/SiGe HBT technology to be a choice for commercial radio frequency integrated circuits the long-term reliability of Si/SiGe HBTs has to be proven and, to our knowledge, very limited report on this subject exists in the literature. Neugroschel et al [8] have investigated the time-to-failure of GeSi bipolar transistors with current-acceleration method in which base-emitter reverse-bias stress was applied at room temperature. While this method can significantly accelerate the degradation of devices and is effective for observing the device degradation caused by hot carriers, it is not suitable for evaluating the device degradation caused by atomic diffusion. Another investigation, on the effects of base-emitter reverse-bias stress on the cryogenic operation of SiGe HBTs, has been reported by Babcock et al [9]. Specially tailored techniques are required to evaluate the long-term reliability of devices since it takes impractically long times to observe any appreciable degradation in the device performance under normal operating conditions. The long-term reliability can be m ost effectively evaluated by accelerated lifetime testing (ALT), i.e., measuring the device lifetime at elevated temperatures under normal bias conditions [10]-[12]. Unlike the current-acceleration method used by Neugroschel et al [8], this ALT method resembles the real operating condition of HBTs. By extrapolating the HBT lifetimes at high temperatures from the Arrhenius plot, the mean time to failure (MTTF) of the device at room temperature can be estimated. The extrapolation is based on the assumption that the degradation mechanism remains unchanged over the entire temperature range of testing and the same activation energy applies. The common sources of device degradation are diffusion of dopants, dielectric breakdown, surface or interface ion migration, metal contact degradation, electromigration of metal lines, etc. In particular, boron outdiffusion is one of the major concerns in the context of thermal budget in the

fabrication and operation of SiGe/Si HBT, as it leads to the degradation of critical device parameters as mentioned above [7]. The accelerated lifetime test can be used as an effective tool to identify the source of degradation. Additionally, analysis of the failure mechanism can offer valuable feedback on the design of device structures for long-term reliability of the devices and circuits.

In this study, it has been found that forward-bias electrical-thermal stress can induce boron-outdiffusion and associated degradation for double-mesa structure npn Si/SiGe HBTs. The degradation behavior has been quantitatively modeled, to the first order of approximation. The device failure mechanism has been analyzed and its impact on device heterostructure design for improvement of long-term reliability is discussed. In what follows, the experimental techniques are described in Section 2. The experimental results of the accelerated life-time testing will be presented and analyzed in Section 3. The REID model based on low-level injection theory is presented in Section 4. The comparison of hot-electron reliability between deuterium-sintered SiGe/Si HBT and the control HBT will be presented in Section 5 and the important results are summarized in Section 6.

### 2. EXPERIMENTAL TECHNIQUES

The HBTs used in this testing are grown by solid-source MBE. The devices (Fig. 1) have a 30 nm boron doped Si<sub>0.7</sub>Ge<sub>0.3</sub> base layer with two undoped Si<sub>0.7</sub>Ge<sub>0.3</sub> spacers of thickness 5 nm on each side of it. Antimony was used to dope the emitter and collector layers. The epitaxial heterostructures are fabricated into mesa type devices with 5x20 μm<sup>2</sup> emitter size, using standard photolithography and wet and dry etching techniques. Multiple finger devices were also fabricated with 1.4x20 µm<sup>2</sup> finger size and 9 emitter fingers. The total emitter area, including emitter contact areas, is 403 µm<sup>2</sup>. Details of these procedures have been described in Ref.13. The schematic cross-section of a finished HBT (single finger cross section is drawn only) is shown in Fig. 2. The measurement setup used for the lifetime test is briefly described. The single finger device under test (DUT) was placed on a temperature-controlled hotplate and biased with collector-emitter voltage V<sub>CE</sub> and base current I<sub>B</sub> in the common-emitter configuration. V<sub>CE</sub>, supplied by a Keithley 230 voltage source, was fixed at 3 V, while I<sub>B</sub>, supplied by a Keithley 220 current source, was feedback-controlled by computer to maintain a constant collector current  $I_C$  of 13.5 mA, which corresponds to a current density  $J_C$  of 1.35  $\times 10^4$ A/cm<sup>2</sup> and dissipated DC power  $P_{diss}$  of 40.5 mW. For the multiple finger devices,  $V_{CE}$  of 3.5 V and  $J_C$  of 1.75 x10<sup>4</sup> A/cm<sup>2</sup> were applied. It is necessary to maintain a constant collector current level, which can vary with a fixed base current due to the possible degradation of the current gain during the test, in order to keep a constant electrical stress condition throughout the entire duration of each test run. A HP2378A multimeter was included to monitor the collector current levels so that the base current could be adjusted by feedback-control in case of deviation from the acceptable range. The multimeter was also used to display the actual value of V<sub>CE</sub> applied to the devices. The test was performed without any interruption, the bias being applied to the devices continuously till they stopped operating. Post-stress measurements were then made. Identical devices on the same wafer, which were only subjected to thermal stress without any electrical stress during each test run, are classified as control devices and post-stress measurements were

also performed on these devices. The lifetime tests were performed for several different hotplate temperatures, ranging from 175 °C to 275 °C. The corresponding junction temperatures, T<sub>j</sub>, of single-finger devices equal to 189.2 °C and 289.2 °C, respectively. For multi-finger devices, the junction temperatures range from 182 °C to 262 °C. All temperatures in between were calculated by the expression,

Emitter cap	Si	n+	Sb	5x10 <sup>19</sup> cm <sup>-3</sup>	200 nm
Emitter	Si	n	Sb	1x10 <sup>18</sup> cm <sup>-3</sup>	100 nm
Spacer	Si <sub>1-x</sub> Ge <sub>x</sub>	i			5 nm
Base	Si <sub>1-x</sub> Ge <sub>x</sub>	p+	В	6x10 <sup>19</sup> cm <sup>-3</sup>	30 nm
Spacer	Si <sub>1-x</sub> Ge <sub>x</sub>	i			5 nm
Collector	Si	n-	Sb	2x10 <sup>16</sup> cm <sup>-3</sup>	250 nm
Sub-collecto	or Si	n+	As	2x10 <sup>19</sup> cm <sup>-3</sup>	1500 nm
Substrate	Si(100)	p-		1x10 <sup>12</sup> cm <sup>-3</sup>	540 µm

Figure 1.Schematic of Si/SiGe HBT, in which the As-doped subcollector layer is grown by CVD and the rest of the heterostructure is grown by MBE.




Figure 2. Schematic cross-section of a double mesa self-aligned single finger Si/SiGe HBT.

$$T_i = P_{diss}R_{th} + T_{amb} \tag{1}$$

where  $P_{diss}$  is the power dissipation,  $R_{th}$  is the thermal resistance, and  $T_{amb}$  is the ambient temperature. The thermal resistance of the test device was extracted by the procedure

outlined in Ref. 14. After  $V_{BE}$  is measured as a function of DC power dissipation with increasing  $V_{CE}$  and a fixed  $I_{C}$  at room temperature,  $V_{BE}$  is measured as a function of temperature with both  $V_{CE}$  and  $I_{C}$  fixed. The two plots are then combined and a relation between the temperature and the DC power dissipation is obtained. The slope of this plot corresponds to the thermal resistance  $R_{th}$ , which was 350 °C/W (170 °C/W for multiple fingers) in this case. It is assumed in this calculation that the hotplate temperature is close to the junction temperature of the device, which is the case for the soft bias used in the measurements.

The acceleration of base-emitter junction degradation was performed by applying a reverse bias ( $V_{BE}$ = -3.5 V) on the base-emitter junction and a forward bias ( $V_{BC}$  = 1.2 V) on the base-collector junction, as proposed by Neugroschel [8] so that a much larger hot electron stream can be applied across the base-emitter junction. This acceleration scheme is called current acceleration and it was performed at the room temperature. The degradation of the device was monitored with the measurement (under  $V_{BE}$  = 0.65 V and  $V_{CE}$  = 4V) of DC current gain,  $\beta$ , at a certain time interval. Two identical devices were tested with one subjected to deuterium sintering and the other without any sintering as the control device.

#### 3. RESULTS AND ANALYSIS

It has been observed that the DC current gain,  $\beta$ , increases initially with time, which originates from the reduction of recombination in the base region due to the elimination of interface states and the improvement of ohmic contacts by annealing [10], [11]. After that  $\beta$  decreases continuously with stress time, with a faster reduction at the initial and the final stages than in the intermediate stage. This behavior is analyzed and discussed in Section 4. Figure 3 shows a typical degradation behavior for the tested single-finger HBTs. The constant collector current and the step-like increase of base current are manifestations of the feedback control. The apparent failure of the devices is characterized by a zero  $\beta$  value at the end of the tests as a result of negligible collector current after the test. The base-emitter and base-collector junction characteristics were measured after the test and compared with those measured before. The measured results for the T<sub>i</sub>=204.2 °C case are shown in Fig. 4. The reverse-biased leakage current of the base-emitter junction shows an increase after the stress test. The increase in current is also observed in the low forward bias range (below 0.7 V). An increase in leakage current across the base-emitter junction after electrical stress tests is commonly observed in both Si BJTs [15]-[18] and GaAs/AlGaAs HBTs[19]. It is believed to be caused by interface states created by hot electrons [9], [15]-[18] at the base-emitter junction sidewall. Furthermore, an extra leakage component can be present if the diode ideality factor is greater than 2. This originates from hot-electron damage at and tunneling through the dielectric layer separating the base and emitter contact regions [9]. The ideality factor of the base-emitter junction in the devices were indeed greater than 2 after the stress, and therefore the additional tunneling component is expected to contribute to the total base-emitter leakage current. The reverse leakage current for the base-collector junction, on the other hand, showed a decrease after the stress was applied. This decrease is attributed to the reduction in generation current in the base-collector space charge region as a result of thermal annealing during the stress test [19]. The S-parameters were

also measured before and after the test. While the device exhibited high  $f_T$  and  $f_{max}$  values before the test, these parameters could not be measured after the test, indicating that  $f_T$  and  $f_{max}$  were decreased to lower than 2 GHz, the lower frequency limit of the test




Figure 3. Typical degradation behavior for a single finger SiGe/Si HBT.




Figure 4. Base-emitter and base-collector junction diode characteristics before accelerated lifetime testing (single finger devices). Increase current develops at base-emitter junction in reverse and low for regimes. The reverse bias leakage current at base-collector junction is reduced.


equipment. The rapidly decreasing values of the measured  $\beta$  near the end of each testing cycle are a manifestation of the measurement technique. As described in Section 2, we have used the common-emitter biasing mode for the lifetime tests. With a decrease of DC current gain, the feedback control will increase the base current by increasing the base-emitter bias voltage V<sub>BE</sub> in order to keep the collector current constant. The increase of  $V_{BE}$  will accordingly decrease the reverse bias voltage  $V_{CB}$  available to the basecollector junction, since the collector-emitter bias  $V_{CE}$  is fixed at 3 V. Decrease of  $V_{CB}$ will expedite further decrease of the current gain. As a consequence,  $V_{BE}$  will be shifted to even higher values and it finally reaches the pre-set limit of 2 V (measured by Keithley 230 voltage source). At this point, the base current will not be changed and the degradation of DC current gain will cause the continual decrease of collector current, till it reaches a negligible value. At a higher base-collector bias, there should still be some current gain. In order to verify this measurement artifact near the end of the tests, measurements were made on the devices after the test, wherein the HBTs was biased in common-base mode, such that the base-emitter and base-collector biases can be varied independently. Figure 5 shows the DC current gain versus collector-base voltage of a typical device at different base-emitter bias conditions. It can be seen from this figure that if the base-emitter bias is very small, the collector current is always negligible, regardless of the base-collector bias,  $V_{CB}$ . Also, the  $\beta$  values are very small even at higher values of  $V_{BE}$ .

The gradual decrease of  $\beta$  seen in Fig. 3 is considered to be the result of boron outdiffusion and the associated formation of parasitic energy barriers [6], [7]. As boron outdiffuses from the Si<sub>1-x</sub>Ge<sub>x</sub> base layer into the Si emitter and collector layers, the p-n junctions move from the Si/SiGe heterojunctions into the Si layers, which broadens the actual base width. Since Si has a wider bandgap and lower intrinsic carrier concentration than Si<sub>1-x</sub>Ge<sub>x</sub>, parasitic energy barriers will be formed near the base-emitter junction and turn-on voltage of the diode should be increased [19]. Figure 6 (a) shows the forward Gummel plots of an HBT before and after a stress test at T<sub>i</sub>=204.2 °C. In addition to the development of a base leakage current after the test, the collector current I<sub>C</sub> profile is shifted to higher V<sub>BE</sub> values, indicating the increase of device base-emitter turn-on voltage. The shift of  $V_{BE}$  was measured to be 50 mV at a collector current of  $1\mu A$ . The low current value avoids the effect of series resistances [19]. Similar results were obtained from the reverse Gummel plots (emitter current I<sub>E</sub> shifted to higher V<sub>BC</sub> values). The increase of the turn-on voltages can only be caused by boron outdiffudion. The Gummel plots measured on the control devices, which are only subjected to thermal stress without electrical stress, do not show the increase of turn-on voltage. The testing temperatures (up to 289 °C) are too low to induce thermally activated boron diffusion. The current gain measured on the control device for each test run shows negligible change after prolonged thermal stressing. The boron outdiffusion process was also observed in the multi-finger devices as shown in Fig. 6 (b). Defining 50%  $\beta$  degradation as the failure criteria, the MTTF was found to be 1.9x10<sup>7</sup> hours for single finger devices and 4 x108 hours for multi-finger devices. The Arrhenius plot of the lifetimes versus reciprocal of test temperatures is shown in Fig. 7.

#### 4. DIFFUSION MODEL FOR GRADUAL DEGRADATION

Since boron outdiffusion occurs during the testing, a further step was taken to analyze the outdiffusion-related gradual degradation behavior with a simple diffusion model as outlined below. All the analysis is based on low-level injection theory, since the base-emitter bias during the gradual  $\beta$  degradation is about 0.6-0.7 V.

In a npn SiGe HBT, the collector current density J<sub>c</sub>, assuming absence of hotelectron effects, can be expressed as [23], [24]:




biases after accelerated lifetime testing (single-finger devices)

$$J_C = q \left( \int_0^{W_B} \frac{p(x)}{n_i^2(x)D_n(x)} dx \right)^{-1} e^{\frac{qV_{BE}}{kT}}$$
 (2)

where W<sub>B</sub> is the neutral base width, V<sub>BE</sub> is the base-emitter voltage, p(x) is the base doping,  $D_n(x)$  is the minority carrier diffusion coefficient and  $n_i(x)$  is the intrinsic carrier concentration of SiGe base, respectively. Assuming that the base current is generated

only by hole injection from base into emitter, it is modeled as [20]  $J_B = J_{B0} e^{\frac{qV_{BE}}{kT}}$  and the analytical current gain takes the form:

$$\beta = \frac{J_C}{J_B} = \frac{q}{J_{B0}} \left( \int_0^{W_B} \frac{p(x)}{n_i^2(x) D_n(x)} dx \right)^{-1}$$
 (3)



(b)
Figure 6. Gummel plots of a single-finger SiGe/Si HBT (a) and multi-finger SiGe/Si (b) before and after accelerated lifetime testing.




Figure 7. Arrhenius plot for lifetime of (a) single-finger Si/SiGe/Si HBTs (MTTF(300K)= $1.9 \times 10^7$  hours) and (b) multi-finger Si/SiGe/Si HBTs (MTTF(300K)= $4.0 \times 10^8$  hours).

For simplicity, it is assumed the germanium and boron profiles in the base region are box-like, as shown in Fig. 8 [6]. Therefore, expanding the integral in Eqn. 3 to include the out-diffused regions, we get,

$$\beta = \frac{q}{J_{B0}} \left( \int_{-\Delta W_E}^{0} \frac{p(x)}{n_{i1}^2(x)D_n(x)} dx + \int_{0}^{W_B} \frac{p(x)}{n_{i2}^2(x)D_n(x)} dx + \int_{W_B}^{W_B + \Delta W_C} \frac{p(x)}{n_{i3}^2(x)D_n(x)} dx \right)^{-1}$$
(4)

where  $\Delta W_E$  and  $\Delta W_C$  are outdiffused region widths, as shown in Fig. 8. In this analysis it is assumed that the dopant atoms are fully ionized, i.e.,  $p(x)=N_A$ , over the base and outdiffused regions and the diffusion coefficient  $D_n(x)$  is also constant over this region. If




Figure 8. Model for boron outdiffusion from base layers into adjacent emitter and collector layers due to electrical-thermal stress.

the parasitic energy barriers caused by the boron atom outdiffusion from base to both emitter and collector regions are  $\Delta E_b^e$  and  $\Delta E_b^c$ , respectively, Eqn. (3) can be rewritten as:

$$\beta = \frac{qD_n n_i^2 (SiGe)}{W_B J_{B0} N_A} \left( 1 + \frac{\Delta W_E}{W_B} e^{\frac{\Delta E_b^\epsilon}{kT}} + \frac{\Delta W_C}{W_B} e^{\frac{\Delta E_b^\epsilon}{kT}} \right)^{-1}$$
 (5)

Assuming that no boron outdiffusion has occurred at the onset of accelerated lifetime testing, then  $\beta = \beta_0 = \frac{qD_n n_i^2(SiGe)}{W_B J_{B0} N_A}$  at t=0, and therefore the normalized current gain

degradation due to outdiffusion-induced base width broadening can be expressed as

$$\frac{\beta}{\beta_0} = \left(1 + \frac{\Delta W_E}{W_B} e^{\frac{\Delta E_b^{\epsilon}}{kT}} + \frac{\Delta W_C}{W_B} e^{\frac{\Delta E_b^{\epsilon}}{kT}}\right)^{-1} \tag{6}$$

This equation is used to analyze the measured degradation of current gain  $\beta$  with stress time. In this work it is assumed that  $\Delta W_E = \Delta W_C = \Delta L = \sqrt{D_s t}$ , where  $D_s$  is the effective boron diffusion constant and t is the stress time. Thus the desired  $\beta(t)$  relation is obtained.  $D_s$  can be expressed as [21]

$$D_s = D_i^{(0)} + D_i^{(+)} \frac{p}{n_i} e^{\frac{E_A}{kT}}$$
 (7)

where  $D_i^{(0)}$  and  $D_i^{(+)}$  are the diffusion coefficients of boron-neutral-point-defect pairs and of boron-positively-charged-point-defect pairs, respectively.  $E_A$  is a bandgap and doping related activation energy. Originally, values of  $D_i^{(0)}$  and  $D_i^{(+)}$  at our testing temperatures were extrapolated from those obtained in the literature [21] in this analysis. However, it is noted here that the diffusion coefficient,  $D_i^{(+)}$ , is enhanced by a factor of  $10^6$  under bias conditions. Similar results were reported in the reliability tests of Be doped GaAs Esaki tunnel diodes [22]. The values of  $\Delta E_b^e$  and  $\Delta E_b^c$  are computed from the changes in Fermi levels produced by the boron outdiffusion. The decrease in the  $Si_1$   $_xGe_x$  bandgap,  $\Delta E_g$ , with composition is calculated from [23], [24],  $\Delta E_g$  =0.85x. Fina lly, it is important to note that the heavy doping level in the base and out-diffused regions will cause bandgap narrowing, which can be approximately expressed by the empirical

equation [25], [26], 
$$\Delta E_g^d = E_0 \ln \left( \frac{N_A}{N_1} \right)$$
, where  $E_0 = 18 \text{ meV}$  and  $N_1 = 10^{17} \text{ cm}^{-3}$ .

The calculated variation of current gain with stress time is shown in Fig. 9 alongside measured data for several stress temperatures. The agreement of the calculated results at the initial and the intermediate stages of each test run is fairly good, indicating that the device degradation at each testing temperature is due to boron outdiffusion. As mentioned before, the failure at the end of a test run is defined by different processes.

In formulating the diffusion model described above and utilizing it to analyze our data, it was found that the diffusion coefficient of boron-positively-charged-point-defect pairs (D<sub>i</sub><sup>(+)</sup>) was enhanced by 6 orders under bias conditions. This anomalous behavior of the boron dopant is attributed to recombination-enhanced impurity diffusion (REID), which is reported in Be-doped GaAs [22]. For boron-doped npn Si/Si<sub>1-x</sub>Ge<sub>x</sub>/Si HBTs under forward active bias, electrons are injected from the emitter into the base. A fraction of the injected electrons will be captured by traps and recombination centers. The excess energy of the electrons is released non-radiatively and transferred to boron atoms, thereby enhancing their vibration and diffusivity. Because of the high efficiency of the non-radiative energy transfer, the enhancement of boron diffusivity should be more significant than thermally activated diffusion. This explains why a control device, under the same thermal stress but without electrical stress, shows negligible DC current gain degradation. Similar results were reported from reliability tests on Be-doped GaAs/AlGaAs HBTs [19]. It is also appropriate to expect a more rapid degradation of Si/Si<sub>1-x</sub>Ge<sub>x</sub>/Si HBTs at higher stress current levels.

The reliability study offers valuable feedback to device heterostructure design. In practical applications, devices are usually driven at high current density for the purp se

of obtaining high speed or high power. In order to minimize Si/Si<sub>1-x</sub>Ge<sub>x</sub>/Si HBT degradation under such operating conditions, it is imperative to reduce or eliminate recombination-enhanced dopant outdiffusion from the base. In this context, a SiGeC base region in npn Si/Si<sub>1-x</sub>Ge<sub>x</sub>/Si HBTs might perform better since it has been reported that carbon can successfully reduce boron outdiffusion at elevated temperatures [27]. A self-aligned mesa structure can reduce the parasitic base resistance. However, if the separation between emitter and base contact regions is too small, the dielectric passivation in between may be cause for concern. In reality, a trade-off exists between HBT performance and long-term reliability issues.




Figure 9. Measured (solid lines) and calculated (dashed lines) normalized current gain of Si/SiGe/Si HBTs as a function of stress time for different junction temperatures (single-finger devices).

# 5. HOT-ELECTRON RELIABILITY IMPROVEMENT OF SiGe/Si HBT'S BY DEUTERIUM-SINTERING (SINGLE FINGER DEVICES)

In order to find the best biasing conditions for (hot-electron) current acceleration of SiGe/Si HBTs, the device was measured with the method proposed by Neugroschel [8] (Fig.10). A safety margin has to be provided to avoid device breakdown during the testing while the maximum accelerating hot-electron stream should be supplied in order to reduce the testing time. With these considerations a  $V_{BE} = -3.5$  V and a  $V_{BC} = 1.2$  V are selected, resulting a  $V_{CE} = 4.7$  V, which is 0.5 V lower than the breakdown voltage,  $BV_{CEO} = 5.2$  V. The initial hot electron current passing through the reverse-biased base-emitter junction is 18.7 mA, which is several orders higher than the actual hot-electron current when a fresh device is under normal operation. This hot electron current was

monitored during the stress testing. The current profile is shown in Fig. 11. The step-like current jump is due to the interruption of the measurement (under forward bias,  $V_{BE} = 0.65 \text{ V}$  and  $V_{CE} = 4 \text{ V}$ ) of the DC current gain. Whenever the stressing was paused for measurement, part of the damage induced by hot electrons can be recovered. Once the stressing process is resumed, the hot-electron current level will be recovered within a short time as if the interruption did not exist. This is the typical phenomenon observed in hot-electron induced reliability testing and it has been reported in Ref. [18] and [19].




Figure 10. Emitter current profiles of SiGe/Si HBTs under different bias conditions. A current acceleration scheme is selected based on the maximum hot-electron current that can be provided and the breakdown voltage tolerance.




Figure 11. Monitored stressing current during the test. The step-like current level change is due to the interruption of the measurement.

Two identical devices were tested with the same initial accelerating current: one device was subjected to deuterium sintering and the other was not subjected to any sintering. The normalized DC current gain degradation of these two devices (measured at the same bias conditions) is shown in Fig. 12.




Figure 12. DC current gain degradation with time for two identical SiGe/Si HBTs: square mark shows the SiGe/Si HBT (control device) which was not subjected to any sintering before testing and the triangle mark show the one which was subjected to deuterium sintering.

Since the control device was not subjected to any sintering before the test, the current gain degradation profile does not show a monotonic drop and the initial increase of gain is due to the annealing effect resulted from the heat generation by the current. After that a continuous drop of  $\beta$  is observed. On the other hand, the degradation of  $\beta$  for the deuterium-sintered device shows a monotonic drop because of the sintering process. Regardless the annealing effect in the control device, the degradation of the control device is still at a faster rate than the one sintered in deuterium after the initial  $\beta$  increase stage, indicating that the SiGe/Si HBT which is subjected to deuterium sintering is more resistant to hot-electron induced degradation. The role of deuterium in the reliability improvement of the SiGe/Si HBT lies in its heavier mass than hydrogen. Since hydrogen always exists during the device growth and fabrication, the dangling bonds at the interface between the Si/SiGe and the passivation layers (SiO<sub>2</sub>) are usually passivated by hydrogen atoms. These hydrogen-passivated dangling bonds can be damaged by hot electrons and an extra conducting path can thus be generated along the interface as a manifestation of high leakage current across base-emitter junction. For double-mesa type HBTs, the hot electrons are mainly generated at the corner between the emitter sidewall and the exposed base layer since high electric field exists in this area. A deuterium sintering process can replace the hydrogen atoms with deuterium atoms. Since deuterium

atoms are heavier than hydrogen atoms, they are more difficult to be removed by hot electrons and hence the degradation rate of the current gain becomes slower.

#### 6. RELIABILITY OF CIRCUITS

The HBTs used in this amplifier circuit testing have a 20 nm boron doped Si<sub>0.75</sub>Ge<sub>0.25</sub> base layer with two undoped Si<sub>0.75</sub>Ge<sub>0.25</sub> spacers of thickness 5 nm on each side of it. Phosphorus was used to dope the emitter and collector layers. The epitaxial heterostructures are fabricated into mesa type devices with 10 emitter fingers of 2x30 µm<sup>2</sup> emitter finger size. The amplifier circuit under test was placed on a temperaturecontrolled hotplate and biased with collector-emitter voltage V<sub>CE</sub> and base current I<sub>B</sub> in the common-emitter configuration. VCE was fixed at 6 V, while IB, was feedbackcontrolled by computer to maintain a constant collector current I<sub>C</sub> of 24 mA, which corresponds to a current density J<sub>C</sub> of 4.0 x10<sup>3</sup> A/cm<sup>2</sup> and dissipated DC power P<sub>diss</sub> of 144 mW. It is necessary to maintain a constant collector current level, which can vary with a fixed base current due to the possible degradation of the current gain during the test, in order to keep a constant electrical stress condition throughout the entire duration of each test run. The circuit was also connected to the VNA where the S21 at 1GHz was measured continuously. The lifetime tests were performed for several different hotplate temperatures, ranging from 180 °C to 220 °C. The corresponding junction temperatures, T<sub>i</sub>, ranges from 200.4 °C to 240.4 °C, with the measured thermal resistance, R<sub>th</sub>, of 146.5 °C/W.

Emitter cap	Si	n+	P	2x10 <sup>19</sup> cm <sup>-3</sup>	150 nm
Emitter	Si	n	P	1x10 <sup>18</sup> cm <sup>-3</sup>	100 nm
Spacer	Si <sub>1-x</sub> Ge <sub>x</sub>	i			5 nm
Base	Si <sub>1-x</sub> Ge <sub>x</sub>	p+	E	3 1x10 <sup>20</sup> cm	³ 20 nm
Spacer	Si <sub>1-x</sub> Ge <sub>x</sub>	i			5 nm
Collector	Si	n-	Р	3x10 <sup>16</sup> cm <sup>-3</sup>	500 nm
Sub-collecto	or Şi	n+	Ρ	2x10 <sup>19</sup> cm <sup>-3</sup>	1000 nm
Substrate	Si(100)	p-		1x10 <sup>12</sup> cm <sup>-3</sup>	<sup>1</sup> 540 μm

Figure 13. Schematic of Si/SiGe/Si HBT heterostructure used in amplifier circuit.




Figure 14. Typical degradation behaviour of Si/SiGe/Si amplifier circuit.

It can be observed (Fig. 14) that DC current gain,  $^{\prime\prime}$ , increases initially with time and is consistent with our previous observation that this is due to elimination of interface states and improvement of the ohmic contacts due to annealing. What is interesting in the circuit reliability test is the gain remains relatively constant throughout the lifetime, not showing any signs of gradual degradation seen in a base dopant out-diffusion case. This results in a circuit that operates as intended throughout its lifetime without any gradual degradation in circuit operation. The sudden catastrophic failure that is seen, could be due to electromigration or ohmic contact degradation. The  $S_{21}$  curve follows the DC gain trend throughout the lifetime of the device showing that the reliability is device limited rather than passive component limited. From the Arrhenius plot (Fig. 16), the activation energy was extracted to be 1.79eV and the MTTF at  $T_j$  of 125 ${}_{1}$ C is approximately 1.1  $10^6$  hours.




Figure 15. Measured normalized current gain of Si/SiGe/Si HBTs used in amplifier circuit as a function of stress time for different junction temperatures.




Figure 16. Arrhenius plot for lifetime of Si/SiGe/Si amplifier circuit. MTTF  $(T_i = 125_iC) \sim 1.1_10^6 \text{ hr})$ 

#### 7. CONCLUSIONS

A detailed study of forward-bias electrical-thermal stress induced degradation of  $Si_{1-x}Ge_x/Si$  HBTs is presented. From the extrapolation of the Arrhenius plots of device lifetime versus reciprocal temperature the mean time to failure (MTTF) of single-finger devices at room temperature, under 1.35  $\times 10^4$  A/cm<sup>2</sup> current density operation, is estimated to be  $1.9\times 10^7$  hours and that for multi-finger devise is  $4\times 10^8$  hours. In these

devices the gradual degradation and eventual failure are mainly caused by recombination enhanced boron outdiffusion from the base layer. Good agreement of the gradual degradation behavior is obtained with calculated results based on an analytical model which takes into account base dopant outdiffusion and the associated formation of parasitic energy barriers. Hot-electron reliability improvement of SiGe/Si HBT has been achieved by deuterium sintering. From the Arrhenius plot for SiGe/Si based amplifier circuit, with a current density  $J_C$  of  $4.0 \times 10^3$  A/cm² and dissipated DC power  $P_{diss}$  of 144 mW, the activation energy was extracted to be 1.79eV and the MTTF at  $T_j$  of 125 $_i$ C is approximately 1.1 $_1$ 06 hours. In these circuits, the gain remains relatively constant throughout its working lifetime resulting in a circuit that operates as intended without degradation in circuit operation. The circuit reliability is also shown to be device failure limited rather than passive component limited.

#### REFERENCES

- [1] S. S. Iyer, G. L. Patton, J. M. C. Stork, B. S. Meyerson and D. L. Harame, "Heterojunction bipolar transistors using Si-Ge alloys," *IEEE Trans. Electron Devices*, vol. 36, pp. 2043-2064, 1989.
- [2] B. Pej\_inovi\_, L. E. Kay, T.-W. Tang and D. H. Navon, "Numerical simulation and comparison of Si BJT's and Si<sub>1-x</sub>Ge<sub>x</sub> HBT's," *IEEE Trans. Electron Devices*, vol. 36, pp. 2129-2137, 1989.
- [3] G. L. Patton, J. H. Comfort, B. S. Meyerson, E. F. Crabb, G. J. Scilla, E. de Fr sart, J. M. C. Stork, J. Y.-C. Sun, D. L. Harame and J. N. Burghartz, 75-GHz f<sub>T</sub> SiGe-base heterojunction bipolar transistors, *IEEE Electron Device Lett.*, vol.11, pp. 171-173, 1990.
- [4] D. L. Harame, J. H. Comfort, J. D. Cressler, E. F. Crabbé, J. Y.-C. Sun, B. S. Meyerson and T. Tice, "Si/SiGe epitaxial-base transistors-Part I: Materials, physics, and circuits," *IEEE Trans. Electron Devices*, vol. 42, pp. 455-467, 1995.
- [5] A. Schüppen, U. Erben, A. Gruhle, H. Kibbel, H. Schumacher and U. Kipig, "Enhanced SiGe heterojunction bipolar transistors with 160 GHz-f<sub>max</sub>," in *IEDM Tech. Dig.*, pp. 743-746, 1995.
- [6] J. W. Slotboom, G. Streutker, A. Pruijmboom and D. J. Gravesteijn, "Parasitic energy barriers in SiGe HBT's," *IEEE Electron Device Lett.*, vol. 12, pp. 486-488, 1991.
- [7] E. J. Prinz, P. M. Garone, P. V. Schwartz, X. Xiao, and J. C. Sturm, "The effects of base dopant outdiffusion and undoped Si<sub>1-x</sub>Ge<sub>x</sub> junction spacer layers in Si/Si<sub>1-x</sub>Ge<sub>x</sub>/Si heterojunction bipolar transistors," *IEEE Electron Device Lett.*, vol. 12, pp. 42-44, 1991.
- [8] A. Neugroschel, C.-T. Sah, J. M. Ford, J. Steele, R. Tang, and C. Stein, "Comparison of Time-to-Failure of GeSi and Si Bipolar Transistors," *IEEE Electron Device Lett.*, vol. 17, pp. 211-213, 1996.
- [9] J. A. Babcock, A. J. Joseph, J. D. Cressler, and L. S. Vempati, "The effects of reverse-bias emitter-base stress on the cryogenic operation of advanced UHV/CVD Si- and SiGe-base bipolar transistors," in 1996 IEEE International Reliability Physics Proceedings. 34th Annual (Cat. No.96CH38525), pp.294-299, 1996.
- [10] C. G. Peattie, J. D. Adams, S. L. Carrell, T. D. George, and M. H. Valek, "Elements of semiconductor-device reliability," *Proc. IEEE*, vol. 62, pp. 149-168, 1974.
- [11] F. H. Reynolds, "Thermally accelerated aging of semiconductor components," *Proc. IEEE*, vol. 62, pp. 212-222, 1974.
- [12] R. F. Haythornthwaite, A. R. Molozzi, and D. V. Sulway, "Reliability assurance of individual semiconductor components," *Proc. IEEE*, vol. 62, pp. 260-273, 1974.
- [13] J.-S. Rieh, L.-H. Lu, L. P. B. Katehi, P. Bhattacharya, E. T. Croke, G. E. Ponchak, and S. A. Alterovitz, "X- and Ku-band Amplifiers Based on Si/SiGe HBTs and Micromachined Lumped Components," *IEEE Trans. Microwave Theory and Tech.*, vol. 46, pp. 685-694, 1998.

- [14] A. Samelis, "Analysis of the nonlinear characteristics of microwave power heterojunction bipolar transistors and optoelectronic integrated circuits," Ph.D. dissertation, The University of Michigan, Ann Arbor, 1996.
- [15] T. C. Chen, C. Kaya, M. B. Ketchen, and T. H. Ning, Reliability analysis of self-aligned bipolar transistor under forward active current stress, *IEDM Tech. Dig.*, pp. 650-653, 1986.
- [16] D. D.-L. Tang and E. Hackbarth, "Junction degradation in bipolar transistors and the reliability imposed constraints to scaling and design," *IEEE Trans. Electron Devices*, vol. 35, pp. 2101-2107, 1988.
- [17] E. Hackbarth and D. D.-L. Tang, "Inherent and stress-induced leakage in heavily doped silicon junctions," *IEEE Trans. Electron Devices*, vol. 35, pp. 2108-2118, 1988.
- [18] R. A. Wachnik, T. J. Bucelot, and G. P. Li, "Degradation of bipolar transistors under high current stress at 300 K," *J. Appl. Phys.*, vol. 63, pp. 4734-4740, 1988.
- [19] M. E. Hafizi, L. M. Pawlowicz, L. T. Tran, D. K. Umemoto, D. C. Streit, A. K. Oki, M. E. Kim and K. H. Yen, "Reliability analysis of GaAs/AlGaAs HBT's under forward current/temperature stress," *GaAs IC Symposium*, pp. 329-332, 1990.
- [20] E. J. Prinz and J. C. Sturm, "Current gain-Early voltage products in heterojunction bipolar transistors with nonuniform base bandgaps," *IEEE Electron Device Lett.*, vol. 12, pp. 661-663, 1991.
- [21] N. Moriya, L. C. Feldman, H. S. Luftman, C. A. King, J. Bevk and B. Freer, "Boron diffusion in Strained Si<sub>1-x</sub>Ge<sub>x</sub> epitaxial layers," *Phys. Rev. Lett.*, vol. 71, pp. 883-886, 1993.
- [22] M. Uematsu, and K. Wada, "Recombination-enhanced impurity diffusion in Bedoped GaAs," *Appl. Phys. Lett.*, vol. 58, pp. 2015-2017, 1991.
- [23] C. G. Van de Walle, R. M. Martin, "Theoretical calculations of heterojunction discontinuities in the Si/Ge system," *Phys. Rev.* B vol. 34, pp. 5621-5634, 1986.
- [24] J. C. Bean, "Silicon-based semiconductor heterostructures: Column IV bandgap engineering," *Proc. IEEE*, vol. 80, pp. 571-587, 1992.
- [25] J. W. Slotboom and H. C. de Graaff, "Measurements of bandgap narrowing in Si bipolar transistors," *Solid State Electron*. vol. 19, pp. 857-862, 1976.
- [26] J. B. Kuo and T. C. Lu, "A fully analytical partitioned-charge-based model for linearly-graded SiGe-base heterojunction bipolar transistors," *Solid State Electron*. vol. 37, pp. 1561-1566, 1994.
- [27] L. D. Lanzerotti, J. C. Sturm, E. Stach, R. Hull, T. Buyuklimanli and C. Magee, "Suppression of boron transient enhanced diffusion in SiGe heterojunction bipolar transistors by carbon incorporation," *Appl. Phys. Lett.*, vol. 70, pp. 3125-3127, 1997.

### **Publication List:**

- 1. Z. Ma, P. Bhattacharya, J.-S. Rieh, G. E. Ponchak, S. A. Alterovitz, E. T. Croke, Reliability of microwave SiGe/Si heterojunction bipolar transistors, *IEEE Microwave and Wireless Components Letters*, Vol. 11, No. 10, pp. 401-403, October 2001.
- 2. Z. Ma, J.-S. Rieh, P. Bhattacharya, S. A. Alterovitz, G. E. Ponchak, E. T. Croke, Long-term reliability of Si/Si<sub>0.7</sub>Ge<sub>0.3</sub>/Si HBTs from accelerated lifetime testing, *IEEE Topical Meeting on Silicon Monolithic Integrated Circuits in RF Systems*, Ann Arbor, MI, September 12-14, 2001, pp. 122-130.